

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

17 03

Applicant:

Maurizio Peri et al

Attorney Docket No.: 856063.579

Application No.: 09/265,119

Filed:

March 9, 1999

Examiner: A. I. Sharon

Title:

EMULATED EEPROM MEMORY DEVICE AND CORRESPONDING

METHOD

DECLARATION UNDER 37 C.F.R. § 1.132

RECEIVED

TO THE COMMISSIONER FOR PATENTS:

' R 3-1 2003

I, **DECLARANT'S NAME**, state as follows:

Technology Center 2100

A. I am currently employed by ST Microelectronics S.r.l., which is the assignee of record of the above-referenced U.S. patent application.

- B. I am familiar with the structure and operation of the STMicroelectronics' ST9, including its memory architecture.
- C. Prior to September 1998, the ST9 as made and sold did not make part of the Flash memory look like EEPROM by software.
- D. Prior to September 1998, the ST9 as made and sold did not make part of the Flash memory look like EEPROM by hardware.
- E. Prior to September 1998, the ST9 as made and sold did not contain the following described devices:
 - 1. An emulated EEPROM memory device, comprising a memory macrocell which is embedded into an integrated circuit having a microcontroller, the memory macrocell including a Flash memory structure formed by a predetermined number of sectors, wherein at least two sectors of the Flash memory structure are structured to emulate EEPROM byte alterability.
 - A Flash memory device for emulating an EEPROM, comprising:

- a) first and second Flash memory portions each including plural memory blocks with plural memory locations, each of the memory locations sharing an address with a corresponding memory location in each of the blocks of the first and second Flash memory portions, all of the memory locations sharing a same address being a set of memory locations;
- b) a plurality of memory pointers each reflecting which memory block includes a current memory location for a set of memory locations, each set of memory locations including a current memory location; and
- c) a memory controller structured to, in response to receiving a request to write data to a selected address assigned to a selected one of the sets of memory locations, determine from a memory pointer associated with the selected address which memory location in the selected set is a next memory location following the current memory location for the selected set and write the data in the next memory location.
- F. Prior to September 1998, the ST9 as made and sold did not carry out the following described methods:
 - 1. A method for emulating features of an EEPROM memory device incorporated into a memory macrocell which is embedded into an integrated circuit that also includes a microcontroller and a Flash memory structure formed by a predetermined number of sectors, comprising using at least two sectors of the Flash memory structure to emulate EEPROM byte alterability by dividing each of said at least two sectors into a pre-determined number of blocks of the same size and each block into a pre-determined number of pages and updating the emulated EEPROM memory portion programming different memory locations in a single bit mode, wherein at a page update selected page data are moved to a next free

block and, when an EEPROM sector is full, all the pages are swapped to another EEPROM sector.

- 2. A method of emulating an EEPROM using Flash memory, the method comprising:
 - a) dividing the Flash memory into first and second memory sectors each including a plurality of memory blocks, each memory block including plural memory pages each with plural memory locations;
 - b) assigning to each memory page of the first and second memory sectors a page address that is shared by a corresponding page in each of the memory blocks of the first and second memory sectors;
 - c) in response to a first write instruction to write to a selected page address, writing to a data page of a first memory block of the first memory sector; and
 - d) in response to a second write instruction to write data to the selected page address, writing to a data page of a second memory block of the first memory sector.

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Dated:		
	DECLARANT'S NAME	
6	Residence Address:	
	STREET ADDRESS	
·	CITY ADDRESS	



IN THE UNITED STATES PATENT AND TRADEMARK

Applicant:

Maiaizio Peri et al

Attorney Docket No. \$36063.579

Application No. 3908 H9

Filed:

Examiner A. Lahuron

Title:

EMETATED EEPROM MEMORY DEVICE AND CORRESPONDING

DECLARATION UNDER 37 C.F.R.

TO THE COMMISSIONER FOR PATENTS:

I, DECLARANT'S NAME, state as follows:

- A. I am currently employed by ST Microelectronics of the which is the record of the move referenced U.S. patent application.
- B. I am familiar with the structure and operation of the Selectionics. STA including its memory architecture.
- C. Prior to Simisaber 1998, the ST9 as made and sold and not make past of the Flash memory look like EEPROM by software.
- D. Prior to September 1998, the ST9 as made and solve the make make the Plash memory cok like EEPROM by hardware.
- Prior to September 1998, the ST9 as made and sold out not outside the following described devices
 - Air emulated EEPROM memory device, emulation and incident macrocell which is embedded into an integrated circuit figuring a mission multar, the mentory macrocell including a Flash memory simulating through by a producemined number of sectors, wherein at least two sectors of the Plash themory structure are structured to emulate EEPRCIM byte afterebility
 - Flish memory device for emulating an EPROM transming

RECEIVED

-Technology Center 2100

MAR 3 1 2003

- in first and second Flash memory portions each initiating phiral memory blocks with plural memory locations, each of the premoty locations stating an address with a corresponding memory beaution in each of the first and second Flash memory printed allege the memory locations sharing a same address being a second memory periods.
- b) a plurality of memory pointers each affecting shield memory block includes a current memory location for a serial memory locations seach set of memory locations including a current memory location and
- write data to a selected address assigned to a receiving a request to write data to a selected address assigned to a receiving a request to memory locations, determine from a memory pointer associated with the selected address which memory breatist in the selected interest in the selected details in the next memory location.
- F. Prior to September 1998, the ST9 as made and sold the not carry out the following described methods:
 - A method for emulating features of an EEPROM interactive state incorporated the a memory macrocell which is embedded into an integrated circuit that also methods a microcontroller and a Plash integrate at least tent tenters by a predate miner aumber of sectors, comprising states at least tent tenters of the Plash memory structure to smulate EEPROM byte site states for the same size and all least two sectors into a pre-determined number of places and another the emulated and each block into a pre-determined number of pages and another the emulated EEPROM memory portion programming different manners because in a single bit made; wherein at a page update selected page data are moved to a sectors income.

TRANSPICE DO

5 C 1003

block and when an EEPROM sector is full, all the pages are swapped to another

- 2 A histage of emulating an EEPROM many has memory the method
 - anciding the Flash memory into Hest and second memory section each anciding a phrality of memory blocks, that memory black methoding plant memory pages each with plant memory locations.
 - b) assigning to each memory page of the first and second inemory sectors
 a page address that is shared by a corresponding page in each of the
 inchiory blocks of the first and second inching sectors.
 - If it response to a first write instruction to write to a relacted page address, writing to a data page of a first manner black of the first memory sector, and
 - A) in response to a second write instruction to write date in the selected page address, writing to a data page of a second manday black of the first memory sector.

I hereby the large that all statements made herein of my own knowledge are true and that these all statements made partition and belief are believed to be true and further that these statements were that with the knowledge that willful false statements and the thirty was all are punishable by the or imprisonment, or both, under Section 1001 of the residence of the United States. Code and that such willful false statements may jeopardize the said are of the application of any patent issued the room.

..ંજ.

USANOBELINGE

105/11/2003

Dated: 03/1/2003

Bertroud Com

DECLARANT'S NAM Residence Address; STREET ADDRESS CITY ADDRESS

AS DESCRIPTION OF

120, 100,000